Skip to content
View Krnroyy's full-sized avatar

Highlights

  • Pro

Block or report Krnroyy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Krnroyy/README.md

👋 Hi, I’m Karan Kumar 🎓 ECE final year student @ IIIT Bhagalpur ⚡ Interested in VLSI, RTL Design, FPGA & Digital Hardware 💻 Working with Verilog, Vivado, C/C++ & Python 🔐 Building FPGA-based secure hardware systems 🌱 Exploring Timing Analysis, Optimization & Digital IC Design 🤝 Open to VLSI, FPGA and RTL collaboration 📫 Connect: @krnroyy

Pinned Loading

  1. FPGA-AES128-CTR-Image-Encryption FPGA-AES128-CTR-Image-Encryption Public

    ZCU104 AES-128-GCM authenticated image encryption using custom Verilog, AXI4-Stream, AXI DMA, Cortex-A53 and Python reference verification.

    C