Skip to content

CPU: show heterogeneous RISC-V microarchitectures - #2566

Open
RevySR wants to merge 1 commit into
fastfetch-cli:devfrom
RevySR:riscv
Open

CPU: show heterogeneous RISC-V microarchitectures#2566
RevySR wants to merge 1 commit into
fastfetch-cli:devfrom
RevySR:riscv

CPU: show heterogeneous RISC-V microarchitectures

0842eda
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs