Skip to content

[SYCL][E2E][Matrix] Re-enable SG32 bfloat16 row_major B case on PVC - #23567

Merged
sarnex merged 2 commits into
intel:syclfrom
dkhaldi:remove-sg32-bf16-rowmajor-wa
Oct 22, 2026
Merged

sarnex merged 2 commits into
intel:syclfrom
dkhaldi:remove-sg32-bf16-rowmajor-wa

Conversation

@dkhaldi

@dkhaldi dkhaldi commented Oct 20, 2026

Copy link
Copy Markdown
Contributor

The 8x16x16 row_major B case in SG32/joint_matrix_bfloat16.cpp was commented out because it produced wrong results with IGC_JointMatrixLoadStoreOpt=0/1/2 (the default 2D block load path was fine).

The root cause was the IGC scalar VNNI load for sub-group size 32: it indexed columns with the full sub-group local id (0..31) although B has only 16 columns, and wrote Rows instead of WiRows elements into the work-item slice. IGC fixed this in intel/intel-graphics-compiler@e262aa386 (v2.35.0); CI uses IGC v2.41.5.

Tested on PVC with all IGC_JointMatrixLoadStoreOpt settings: fails every run with IGC 2.11, passes every run with IGC master.

🤖 Generated with Claude Code

The 8x16x16 row_major B case was commented out because it produced wrong
results with IGC_JointMatrixLoadStoreOpt=0/1/2. The root cause was the IGC
scalar VNNI load for sub-group size 32: it indexed columns with the full
sub-group local id (0..31) although B has only 16 columns, and wrote Rows
instead of WiRows elements into the work-item slice. IGC fixed this in
intel/intel-graphics-compiler@e262aa386 (v2.35.0), and CI now uses IGC
v2.41.5.

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
@dyniols

dyniols commented Oct 22, 2026

Copy link
Copy Markdown
Contributor

@dkhaldi Can you try to merge the latest intel/llvm into your PR branch because the fix has been applied after your PR has been created?
#23549
This should resolve issue with bindless_images/vulkan_interop/external_semaphore_regular_cl.cpp test.

Pick up the fix for the flaky bindless_images external semaphore test.
@dkhaldi

dkhaldi commented Oct 22, 2026

Copy link
Copy Markdown
Contributor Author

@intel/llvm-gatekeepers, this is ready to be merged.

@sarnex
sarnex merged commit 55a172c into intel:sycl Oct 22, 2026
40 of 42 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants