Skip to content

RISC-V: widen the ZVL256B AXPY vector length to LMUL m4 #6056

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
6eanut wants to merge 1 commit into
base: develop
Choose a base branch
from
+1 −1
Open

RISC-V: widen the ZVL256B AXPY vector length to LMUL m4 #6056

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion kernel/riscv64/axpy_vector.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -29,7 +29,7 @@ USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#include "common.h"

#ifdef RISCV64_ZVL256B
# define LMUL m2
# define LMUL m4
# if defined(DOUBLE)
# define ELEN 64
# else
Expand Down
Loading